Assuming that the system clock is continously connected to both JK and D
flip-flops and their inputs are sampled on demand i.e, not at every clock
cycle, how would you do that? Plot a timing diagram to show this and indicate
the difference them if any