PTT
Submit
Submit
选择语言
正體中文
简体中文
PTT
GIEE_SoC_V
[公告] Reference Program Update (Another bug fixed)
楼主:
chengyin
(EYingerE)
2012-03-27 15:19:48
Another bug related to Verilog concatenation was fixed.
(Also discovered by Chia-Hsun.)
Please download latest reference program if needed.
继续阅读
[问题] Or gate 是logic Or 还是 bit-wise Or?
kenylin
Re: [问题] write design
chengyin
Reference Program Update (A bug fixed)
chengyin
[问题] write design
ckmarkoh
[问题] 新release的binary
kenylin
[问题] assertion fail
GJI4BP4
Updated Binaries (Statically Linked)
chengyin
[问题]有关reference program
kenylin
Programmer Guides to QuteRTL Today
chengyin
Re: [情报] Test pattern 的 format
chengyin
Links
booklink
Contact Us: admin [ a t ] ucptt.com